

10971 U.S. PTO
10/038870
01/08/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10038870	01/08/2002	716	5	2825	Dinh

* APPLICANTS: Johannsen Peer,

CONTINUING DATA VERIFIED:

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED:

GERMANY 10100433.8 01/08/2001

EUROPEAN PATENT OFFICE (EPO) 01108653.5 04/05/2001

PG-PUB DO NOT PUBLISH ☐

RESCIND ☐

Foreign priority claimed ☐ yes ☐ no

35 USC 119 conditions met ☐ yes ☐ no

Verified and Acknowledged Examiners's initials

ATTORNEY DOCKET NO

1454.1210

TITLE : Method of circuit verification in digital design

U.S. DEPT. OF COMM./PAT & TM-PTO-435L/Rev. 12-94

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED		
ISSUE FEE			Total Claims	Print Claim for O.G.	
Amount Due	Date Paid	Primary Examiner	Sheets Drwg.	Figs Drwg.	Print Fig.
<input type="checkbox"/> TERMINAL DISCLAIMER			PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368; Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.					

FILED WITH

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)